1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
|
/***********************************************************************
;* File Name : SCRIPTS.H *
;* Description:SCRIPT language for NCR53c825A,875 SCRIPT processor*
;* *
;***********************************************************************
;==========================================================
; NCR 53C810,53C815,53C820,53C825,53C825A,53C860,53C875
; Script language definition for assembly programming
;==========================================================
;==========================================================
; DMA Command
;==========================================================
*/
#define DCMD_BLOCK_MOVE 0
#define DCMD_IO 0x040000000 /*;BIT30 */
#define DCMD_RD_WRT 0x040000000 /*;BIT30 */
#define DCMD_XFER_CTRL 0x080000000 /*;BIT31 */
#define DCMD_MEM_MOVE 0x0C0000000 /*;(BIT31+BIT30) */
#define DCMD_LOAD_STORE 0x0E0000000 /*;(BIT31+BIT30+BIT29) */
/*;==========================================================*/
#define INDIRECT_ADDR 0x20000000 /*;BIT29 */
#define TABLE_INDIRECT 0x10000000 /*;BIT28 */
#define BLOCK_MOVE 0x08000000 /*;BIT27 */
#define CHAIN_MOVE 0
/*; SCSI phase definition */
#define DATA_OUT_ 0x00000000 /*;data out phase */
#define DATA_IN_ 0x01000000 /*;BIT24 ; data in phase */
#define COMMAND_ 0x02000000 /*;BIT25 ; command phase */
#define STATUS_ 0x03000000 /*;(BIT25+BIT24) ; status phase */
#define RESERVED_OUT 0x04000000 /*;BIT26 */
#define RESERVED_IN 0x05000000 /*;(BIT26+BIT24) */
#define MSG_OUT_ 0x06000000 /*;(BIT26+BIT25) ; message in phase */
#define MSG_IN_ 0x07000000 /*;(BIT26+BIT25+BIT24);message out phase */
/*;----------------------------------------------------------*/
#define DCMD_SELECT 0x40000000 /*;DCMD_IO+0 */
#define DCMD_SELECT_ATN 0x41000000 /*;(DCMD_IO+BIT24) */
#define DCMD_WAIT_DISC 0x48000000 /*;(DCMD_IO+BIT27) */
#define DCMD_WAIT_RESEL 0x50000000 /*;(DCMD_IO+BIT28) */
#define DCMD_SET_CARRY 0x58000400 /*;(DCMD_IO+BIT28+BIT27+BIT10) */
#define DCMD_SET_ACK 0x58000040 /*;(DCMD_IO+BIT28+BIT27+BIT6) */
#define DCMD_SET_ATN 0x58000008 /*;(DCMD_IO+BIT28+BIT27+BIT3) */
#define DCMD_CLR_CARRY 0x60000400 /*;(DCMD_IO+BIT29+BIT10) */
#define DCMD_CLR_ACK 0x60000040 /*;(DCMD_IO+BIT29+BIT6) */
#define DCMD_CLR_ATN 0x60000008 /*;(DCMD_IO+BIT29+BIT3) */
#define RELATIVE_ADDR 0x04000000 /*;BIT26 */
#define IO_TABLE_INDIR 0x02000000 /*;BIT25 */
/*;----------------------------------------------------------*/
#define MOVE_FROM_SFBR 0x68000000 /*;(DCMD_RD_WRT+BIT29+BIT27) */
#define MOVE_TO_SFBR 0x70000000 /*;(DCMD_RD_WRT+BIT29+BIT28) */
#define RD_MODIFY_WRT 0x78000000 /*;(DCMD_RD_WRT+BIT29+BIT28+BIT27) */
#define OP_MOVE_DATA 0
#define OP_SHIFT_LEFT_C 0x01000000 /*;BIT24 */
#define OP_OR 0x02000000 /*;BIT25 */
#define OP_XOR 0x03000000 /*;(BIT25+BIT24) */
#define OP_AND 0x04000000 /*;BIT26 */
#define OP_SHIFT_RIGHT_C 0x05000000 /*;(BIT26+BIT24) */
#define OP_ADD_DATA 0x06000000 /*;(BIT26+BIT25) */
#define OP_ADD_DATA_C 0x07000000 /*;(BIT26+BIT25+BIT24) */
#define USE_SFBR 0x00800000 /*;BIT23 */
/*;----------------------------------------------------------*/
#define DCMD_JUMP 0x80000000 /*;DCMD_XFER_CTRL+0 */
#define DCMD_CALL 0x88000000 /*;(DCMD_XFER_CTRL+BIT27) */
#define DCMD_RETURN 0x90000000 /*;(DCMD_XFER_CTRL+BIT28) */
#define DCMD_INT 0x98000000 /*;(DCMD_XFER_CTRL+BIT28+BIT27) */
#define RELATIVE_ 0x00800000 /*;BIT23 */
#define IF_CARRY 0x00200000 /*;BIT21 */
#define INT_ON_FLY_ 0x00100000 /*;BIT20 */
#define IF_TRUE 0x00080000 /*;BIT19 */
#define IF_NOT 0
#define DATA_CMP 0x00040000 /*;BIT18 */
#define PHASE_CMP 0x00020000 /*;BIT17 */
#define WAIT_PHASE_VALID 0x00010000 /*;BIT16 */
/*;----------------------------------------------------------*/
#define DSA_RELATIVE 0x10000000 /*;BIT28 */
#define FLUSH_PREFETCH 0x02000000 /*;BIT25 */
#define DCMD_LOAD 0x0E1000000 /*;(DCMD_LOAD_STORE+BIT24) */
#define DCMD_STORE 0x0E0000000 /*;DCMD_LOAD_STORE */
/*
;==========================================================
; SCSI message EQUATES
;==========================================================
*/
#define CMD_COMPLETE 0
#define EXT_MSG 1
#define SAVE_PTR 2
#define RESTORE_PTR 3
#define DISCONNECTMSG 4
#define INITIATOR_ERR 5
#define ABORTMSG 6
#define MSG_REJECT 7
#define NOPMSG 8
#define MSG_PARITY 9
#define LINK_CMD_CPL 0x0a
#define LINK_CMD_FLAG 0x0b
#define RESET_DEVICE 0x0c
#define IDENTIFYMSG 0x80
#define SIMPLE_TAG 0x20
#define IGNORE_WIDE_RES 0x23
/*
;==========================================================
; Operation assumption
; 1. If phase mismatch during Xfer PAD ==> do nothing
; Else compute FIXUP needed
; 2. After phase mismatch ==> Set to Xfer PAD
; 3. At disconnection ==> Modify return address
; 4. 1st restore ptr after reselection is ignored
; 5. If Xfer PAD is done ==> Error
;==========================================================
*/
/* static start_script
static reselected
static reselecttag
static select0
static select1
static check_phase
static status1_phase
static command_phase
static jump_table0
static jump_tableB
static din_phase
static din_phaseB
static din_pad_0
static din_pad_addrB
static dout_phase
static dout_phaseB
static dout_pad_0
static dout_pad_addrB
static jump_tablew
static jump_tableW
static din_phase1
static din_phaseW
static din_pad_1
static din_pad_addrW
static dout_phase1
static dout_phaseW
static dout_pad_1
static dout_pad_addrW
static mout_phase
static status_phase
static min_phase
static set_atn
static clr_atn
static end_script
static start_mov
static SrcPhysAddr
static DesPhysAddr
*/
ULONG start_script[]={
/*
;==========================================================
; Wait for reselection
;==========================================================
*/
DCMD_WAIT_RESEL
};
ULONG jmp_select0[]={
0 /* offset select0 */
};
ULONG reselected[]={
RD_MODIFY_WRT+OP_OR+0x200+0x340000, /* (2 shl 8) or (__scratcha shl 16) */
0,
DCMD_INT+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+MSG_IN_,
__RESELECTED,
BLOCK_MOVE+MSG_IN_+1 /* ;move in ID byte */
};
ULONG ACB_msgin123_1[]={
0, /* offset ACB.msgin123,*/
DCMD_INT+IF_TRUE,
__RESELECTED1
};
ULONG reselecttag[]={
DCMD_CLR_ACK,
0,
BLOCK_MOVE+MSG_IN_+2 /* ;move 2 msg bytes */
};
ULONG ACB_msgin123_2[]={
0, /* offset ACB.msgin123,*/
DCMD_INT+IF_TRUE,
__RESELECTEDT
};
/*
;==========================================================
; Select
; Case 1 : Only identify message is to be sent
; Case 2 : Synchronous negotiation is requested
;==========================================================
*/
ULONG select0[]={
DCMD_INT+IF_TRUE,
__SIGNAL
};
ULONG select1[]={ /* ; Select with ATN */
DCMD_SELECT_ATN+IO_TABLE_INDIR /* +offset SRB.__select ;4200h or 0100H */
};
ULONG jmp_reselected[]={
0, /* offset reselected, */
DCMD_JUMP+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+MSG_OUT_
};
ULONG jmp_check_phase[]={
0, /* offset check_phase, */
TABLE_INDIRECT+BLOCK_MOVE+MSG_OUT_
};
ULONG SRB_msgout0[]={
0 /* offset SRB.__msgout0 */
};
ULONG check_phase[]={
DCMD_RETURN+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0,
DCMD_RETURN+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0
};
ULONG status1_phase[]={
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+STATUS_
};
ULONG jmp_status_phase[]={
0, /* offset status_phase,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+COMMAND_
};
ULONG jmp_command_phase[]={
0, /* offset command_phase, */
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+MSG_IN_
};
ULONG jmp_min_phase[]={
0, /* offset min_phase,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+MSG_OUT_
};
ULONG jmp_mout_phase[]={
0, /* offset mout_phase,*/
DCMD_INT+IF_TRUE,
__FATALERROR
};
/*
;==========================================================
; Command phase
;==========================================================
*/
ULONG command_phase[]={
DCMD_CLR_ATN,
0,
TABLE_INDIRECT+BLOCK_MOVE+COMMAND_
};
ULONG SRB_command[]={
0, /* offset SRB.__command,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase1[]={
0 /* offset check_phase */
};
/*
;==========================================================
; Data phase jump table for 8 bit operation
;==========================================================
*/
ULONG jmp_dio_phaseB[]={
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseB+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseB+ 128,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0 /* offset dout_phaseB+ 128 */
};
ULONG jump_table0[]={
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_
};
ULONG jmp_din_pad_0[]={
0, /* offset din_pad_0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_
};
ULONG jmp_dout_pad_0[]={
0 /* offset dout_pad_0 */
};
#define jump_tableB jump_table0
/*
;==========================================================
; Data in phase
;==========================================================
*/
ULONG din_phaseB[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_,
0, /* offset SRB.Segment16,*/
RD_MODIFY_WRT+OP_OR+0x100+0x340000, /*;(1 shl 8) or (__scratcha shl 16)*/
0,
DCMD_JUMP+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+DATA_IN_
};
ULONG jmp_status1_phase[]={
0 /* offset status1_phase */
};
#define din_phase din_phaseB
ULONG din_pad_0[]={
RD_MODIFY_WRT+OP_OR+0x340000+0x400, /*;(4 shl 8) or (__scratcha shl 16)*/
0
};
ULONG din_pad_addrB[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_IN_
};
ULONG SRB_SegmentPad[]={
0, /* offset SRB.SegmentPad,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_din_pad_addrB[]={
0 /* offset din_pad_addrB */
};
/*
;==========================================================
; Data out phase
;==========================================================
*/
ULONG dout_phaseB[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment16,*/
RD_MODIFY_WRT+OP_OR+0x100+0x340000, /*;(1 shl 8) or (__scratcha shl 16)*/
0,
DCMD_JUMP+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+DATA_OUT_
};
ULONG jmp_status1_phase1[]={
0 /* offset status1_phase */
};
#define dout_phase dout_phaseB
ULONG dout_pad_0[]={
RD_MODIFY_WRT+OP_OR+0x340000+0x400, /*;(4 shl 8) or (__scratcha shl 16)*/
0
};
ULONG dout_pad_addrB[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_
};
ULONG SRB_SegmentPad1[]={
0, /* offset SRB.SegmentPad,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_dout_pad_addrB[]={
0 /* offset dout_pad_addrB */
};
/*
;==========================================================
; Data phase jump table for WIDE SCSI operation
;==========================================================
*/
ULONG jmp_dio_phaseW[]={
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 0,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 8,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 16,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 24,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 32,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 40,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 48,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 56,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 64,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 72,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 80,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 88,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 96,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 104,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 112,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0, /* offset dout_phaseW+ 120,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_,
0, /* offset din_phaseW+ 128,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_,
0 /* offset dout_phaseW+ 128 */
};
ULONG jump_tablew[]={
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_IN_
};
ULONG jmp_din_pad_1[]={
0, /* offset din_pad_1,*/
DCMD_JUMP+WAIT_PHASE_VALID+IF_TRUE+PHASE_CMP+DATA_OUT_
};
ULONG jmp_dout_pad_1[]={
0 /* offset dout_pad_1 */
};
#define jump_tableW jump_tablew
/*
;==========================================================
; Data in phase
;==========================================================
*/
ULONG din_phaseW[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_,
0, /* offset SRB.Segment16,*/
RD_MODIFY_WRT+OP_OR+0x340000+0x100, /*;(1 shl 8) or (__scratcha shl 16)*/
0,
DCMD_JUMP+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+DATA_IN_
};
ULONG jmp_status1_phase2[]={
0 /* offset status1_phase */
};
#define din_phase1 din_phaseW
ULONG din_pad_1[]={
RD_MODIFY_WRT+OP_OR+0x340000+0x400, /*;(4 shl 8) or (__scratcha shl 16)*/
0
};
ULONG din_pad_addrW[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_IN_
};
ULONG SRB_SegmentPad2[]={
0, /* offset SRB.SegmentPad,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_din_pad_addrW[]={
0 /* offset din_pad_addrW */
};
/*
;==========================================================
; Data out phase
;==========================================================
*/
ULONG dout_phaseW[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment15,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment0,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment1,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment2,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment3,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment4,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment5,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment6,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment7,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment8,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment9,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment10,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment11,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment12,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment13,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment14,*/
DCMD_BLOCK_MOVE+TABLE_INDIRECT+CHAIN_MOVE+DATA_OUT_,
0, /* offset SRB.Segment15,*/
/*; 18000000h or DATA_OUT_ */
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_,
0, /* offset SRB.Segment16,*/
RD_MODIFY_WRT+OP_OR+0x340000+0x100, /*;(1 shl 8) or (__scratcha shl 16)*/
0,
DCMD_JUMP+WAIT_PHASE_VALID+IF_NOT+PHASE_CMP+DATA_OUT_
};
ULONG jmp_status1_phase3[]={
0 /* offset status1_phase */
};
#define dout_phase1 dout_phaseW
ULONG dout_pad_1[]={
RD_MODIFY_WRT+OP_OR+0x340000+0x400, /*;(4 shl 8) or (__scratcha shl 16)*/
0
};
ULONG dout_pad_addrW[]={
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+DATA_OUT_
};
ULONG SRB_SegmentPad3[]={
0, /* offset SRB.SegmentPad,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_dout_pad_addrW[]={
0 /* offset dout_pad_addrW */
};
/*
;==========================================================
; message out phase
;==========================================================
*/
ULONG mout_phase[]={
DCMD_SET_ATN,
0,
DCMD_BLOCK_MOVE+TABLE_INDIRECT+BLOCK_MOVE+MSG_OUT_
};
ULONG SRB_msgout01[]={
0, /* offset SRB.__msgout0,*/
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase2[]={
0 /* offset check_phase */
};
/*
;==========================================================
; Status phase process
;==========================================================
*/
ULONG status_phase[]={
DCMD_BLOCK_MOVE+BLOCK_MOVE+STATUS_+1
};
ULONG ACB_status[]={
0 /* offset ACB.status */
};
/*
;==========================================================
; message in phase
;==========================================================
*/
ULONG min_phase[]={
DCMD_BLOCK_MOVE+BLOCK_MOVE+MSG_IN_+1
};
ULONG ACB_msgin123_3[]={
0, /* offset ACB.msgin123,*/
DCMD_JUMP+IF_NOT+DATA_CMP+CMD_COMPLETE
};
ULONG jmp_jump_msgok[]={
0 /* offset jump_msgok */
};
/*
;==========================================================
; command complete message
;==========================================================
*/
ULONG msg__0[]={
RD_MODIFY_WRT+OP_AND+0x20000+0x7F00, /*;(7FH shl 8) or (__scntl2 shl 16)*/
0,
DCMD_CLR_ACK,
0,
DCMD_WAIT_DISC,
0,
DCMD_INT+IF_TRUE,
__COMPLETE
};
/*
;==========================================================
; Other message
;==========================================================
*/
ULONG jump_msgok[]={
DCMD_JUMP+IF_TRUE+DATA_CMP+SAVE_PTR
};
ULONG jmp_msg__a[]={
0, /* offset msg__a,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+RESTORE_PTR
};
ULONG jmp_msg__3[]={
0, /* offset msg__3,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+DISCONNECTMSG
};
ULONG jmp_msg__4[]={
0, /* offset msg__4,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+EXT_MSG
};
ULONG jmp_msg__1[]={
0, /* offset msg__1,*/
DCMD_INT+IF_TRUE+DATA_CMP+MSG_REJECT,
__MSGREJECT,
DCMD_JUMP+IF_TRUE+DATA_CMP+LINK_CMD_CPL
};
ULONG jmp_msg__a1[]={
0, /* offset msg__a,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+LINK_CMD_FLAG
};
ULONG jmp_msg__a2[]={
0, /* offset msg__a,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+IGNORE_WIDE_RES
};
ULONG jmp_msg__23[]={
0, /* offset msg__23,*/
DCMD_INT+IF_TRUE,
__MSGUNKNOWN
};
/*
;==========================================================
; Extended message
;==========================================================
*/
ULONG msg__1[]={
DCMD_CLR_ACK,
0,
DCMD_BLOCK_MOVE+BLOCK_MOVE+MSG_IN_+1 /* ;ext msg len */
};
ULONG ACB_msgin123_4[]={
0, /* offset ACB.msgin123,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+3
};
ULONG jmp_msg___3[]={
0, /* offset msg___3,*/
DCMD_JUMP+IF_TRUE+DATA_CMP+2
};
ULONG jmp_msg___2[]={
0, /* offset msg___2,*/
DCMD_INT+IF_TRUE,
__MSGEXTEND
};
ULONG msg___3[]={
DCMD_CLR_ACK,
0,
DCMD_BLOCK_MOVE+BLOCK_MOVE+MSG_IN_+3
};
ULONG ACB_msgin123_5[]={
0, /* offset ACB.msgin123,*/
DCMD_INT+IF_TRUE,
__MSGSYNC
};
ULONG msg___2[]={
DCMD_CLR_ACK,
0,
DCMD_BLOCK_MOVE+BLOCK_MOVE+MSG_IN_+2
};
ULONG ACB_msgin123_6[]={
0, /* offset ACB.msgin123,*/
DCMD_INT+IF_TRUE,
__MSGWIDE
};
/*
;############################################################
; for synchronous negotiation
; 1. Active ==> INT3, restart at data__1_2
; 2. Passive ==> INT3, prepare message out, restart at data__1_1
; 3. Disable ==> INT3, prepare message out, restart at data__1_1
;############################################################
*/
ULONG set_atn[]={
DCMD_SET_ATN,
0
};
ULONG msg__a[]={
DCMD_CLR_ACK,
0,
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase3[]={
0 /* offset check_phase */
};
ULONG msg__23[]={ /* ; ignore wide residue */
DCMD_CLR_ACK,
0,
DCMD_BLOCK_MOVE+BLOCK_MOVE+MSG_IN_+1
};
ULONG ACB_msgin123_7[]={
0, /* offset ACB.msgin123,*/
DCMD_CLR_ACK,
0,
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase4[]={
0 /* offset check_phase */
};
ULONG msg__3[]={
DCMD_CLR_ACK,
0,
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase5[]={
0 /* offset check_phase */
};
ULONG msg__4[]={ /* ; disconnect */
RD_MODIFY_WRT+OP_AND+0x20000+0x7F00, /*;(7FH shl 8) or (__scntl2 shl 16)*/
0,
DCMD_CLR_ACK,
0,
DCMD_WAIT_DISC,
0,
DCMD_INT+IF_TRUE,
__DISCONNECTED
};
ULONG clr_atn[]={
DCMD_CLR_ATN,
0,
DCMD_JUMP+IF_TRUE
};
ULONG jmp_check_phase6[]={
0 /* offset check_phase */
};
/*
;==========================================================
; Used for script operation
;==========================================================
*/
ULONG start_mov[]={
/*; DCMD_MEM_MOVE+(OFFSET DGROUP:end_script - OFFSET DGROUP:start_script) ;Memory move SCRIPTS instruction*/
DCMD_MEM_MOVE+0x1000 /*;Memory move SCRIPTS instruction ( 4K )*/
};
ULONG SrcPhysAddr[]={
0 /*; source */
};
ULONG DesPhysAddr[]={
0, /*; destination */
DCMD_INT+IF_TRUE, /*; script interrupt, */
0,
DCMD_INT+IF_NOT, /*; script interrupt */
0
};
ULONG end_script[]={0};
/***********************************************************************/
|
