blob: dc147e006ec370aee17c5ab20e9f60d1b9c97bd7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
/* vga-hw.h - Definitions for the VGA hardware.
Copyright (C) 2002 Free Software Foundation, Inc.
Written by Marcus Brinkmann.
This file is part of the GNU Hurd.
The GNU Hurd is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License as
published by the Free Software Foundation; either version 2, or (at
your option) any later version.
The GNU Hurd is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111, USA. */
#ifndef _VGA_HW_H_
#define _VGA_HW_H_ 1
#define VGA_VIDEO_MEM_BASE_ADDR 0x0a0000
#define VGA_VIDEO_MEM_LENGTH 0x004000
#define VGA_FONT_BUFFER 8
#define VGA_FONT_SIZE 256
#define VGA_FONT_HEIGHT 32
#define VGA_MIN_REG 0x3c0
#define VGA_MAX_REG 0x3df
/* The sequencer address register selects the sub-register of the
sequencer that is accessed through the sequencer data register. */
#define VGA_SEQ_ADDR_REG 0x3c4
#define VGA_SEQ_DATA_REG 0x3c5
/* The reset subregister can be used to asynchronously or
synchronously halt or clear the sequencer. */
#define VGA_SEQ_RESET_ADDR 0x00
#define VGA_SEQ_RESET_ASYNC 0x10 /* Can cause loss of video data. */
#define VGA_SEQ_RESET_SYNC 0x01
#define VGA_SEQ_RESET_CLEAR 0x11 /* Sequencer can operate. */
/* The map subregister specifies which planes are written to. */
#define VGA_SEQ_MAP_ADDR 0x02
#define VGA_SEQ_MAP_PLANE0 0x01
#define VGA_SEQ_MAP_PLANE1 0x02
#define VGA_SEQ_MAP_PLANE2 0x04
#define VGA_SEQ_MAP_PLANE3 0x08
/* The font subregister. */
#define VGA_SEQ_FONT_ADDR 0x03
/* The memory mode subregister specifies the way that memory is
accessed. */
#define VGA_SEQ_MODE_ADDR 0x04
#define VGA_SEQ_MODE_EXT 0x02 /* Access 265kB rather than 64kB. */
#define VGA_SEQ_MODE_SEQUENTIAL 0x04 /* Sequential, not odd/even addr. */
#define VGA_SEQ_MODE_CHAIN4 0x08 /* Chain 4 addressing. */
/* The graphics address register selects the sub-register that is
accessed through the graphics data register. */
#define VGA_GFX_ADDR_REG 0x3ce
#define VGA_GFX_DATA_REG 0x3cf
/* The map subregister selects the plane to read from. */
#define VGA_GFX_MAP_ADDR 0x04
#define VGA_GFX_MAP_PLANE0 0x00
#define VGA_GFX_MAP_PLANE1 0x01
#define VGA_GFX_MAP_PLANE2 0x02
#define VGA_GFX_MAP_PLANE3 0x03
/* The mode subregister selects the memory access mode. */
#define VGA_GFX_MODE_ADDR 0x05
#define VGA_GFX_MODE_SHIFT256 0x40
#define VGA_GFX_MODE_SHIFT 0x20
#define VGA_GFX_MODE_HOSTOE 0x10
#define VGA_GFX_MODE_READ0 0x00
#define VGA_GFX_MODE_READ1 0x08
#define VGA_GFX_MODE_WRITE0 0x00
#define VGA_GFX_MODE_WRITE1 0x01
#define VGA_GFX_MODE_WRITE2 0x02
#define VGA_GFX_MODE_WRITE3 0x03
/* The miscellaneous subregister. */
#define VGA_GFX_MISC_ADDR 0x06
#define VGA_GFX_MISC_GFX 0x01 /* Switch on graphics mode. */
#define VGA_GFX_MISC_CHAINOE 0x02
#define VGA_GFX_MISC_A0TOBF 0x00
#define VGA_GFX_MISC_A0TOAF 0x04
#define VGA_GFX_MISC_B0TOB7 0x08
#define VGA_GFX_MISC_B8TOBF 0x0c
/* The CRTC Registers. XXX Depends on the I/O Address Select field.
However, the only need to use the other values is for compatibility
with monochrome adapters. */
#define VGA_CRT_ADDR_REG 0x3d4
#define VGA_CRT_DATA_REG 0x3d5
/* The cursor start subregister. */
#define VGA_CRT_CURSOR_START 0x0a
#define VGA_CRT_CURSOR_DISABLE 0x10
#define VGA_CRT_CURSOR_HIGH 0x0e
#define VGA_CRT_CURSOR_LOW 0x0f
#endif
|
