1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
/*
* Mach Operating System
* Copyright (c) 1991,1990,1989 Carnegie Mellon University
* All Rights Reserved.
*
* Permission to use, copy, modify and distribute this software and its
* documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
* ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie Mellon
* the rights to redistribute these changes.
*/
/*
Copyright 1988, 1989 by Intel Corporation, Santa Clara, California.
All Rights Reserved
Permission to use, copy, modify, and distribute this software and
its documentation for any purpose and without fee is hereby
granted, provided that the above copyright notice appears in all
copies and that both the copyright notice and this permission notice
appear in supporting documentation, and that the name of Intel
not be used in advertising or publicity pertaining to distribution
of the software without specific, written prior permission.
INTEL DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE
INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS,
IN NO EVENT SHALL INTEL BE LIABLE FOR ANY SPECIAL, INDIRECT, OR
CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM
LOSS OF USE, DATA OR PROFITS, WHETHER IN ACTION OF CONTRACT,
NEGLIGENCE, OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION
WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#ifndef _RTC_H_
#define _RTC_H_
#define RTC_ADDR 0x70 /* I/O port address for register select */
#define RTC_DATA 0x71 /* I/O port address for data read/write */
/*
* Register A definitions
*/
#define RTC_A 0x0a /* register A address */
#define RTC_UIP 0x80 /* Update in progress bit */
#define RTC_DIV0 0x00 /* Time base of 4.194304 MHz */
#define RTC_DIV1 0x10 /* Time base of 1.048576 MHz */
#define RTC_DIV2 0x20 /* Time base of 32.768 KHz */
#define RTC_RATE6 0x06 /* interrupt rate of 976.562 */
/*
* Register B definitions
*/
#define RTC_B 0x0b /* register B address */
#define RTC_SET 0x80 /* stop updates for time set */
#define RTC_PIE 0x40 /* Periodic interrupt enable */
#define RTC_AIE 0x20 /* Alarm interrupt enable */
#define RTC_UIE 0x10 /* Update ended interrupt enable */
#define RTC_SQWE 0x08 /* Square wave enable */
#define RTC_DM 0x04 /* Date mode, 1 = binary, 0 = BCD */
#define RTC_HM 0x02 /* hour mode, 1 = 24 hour, 0 = 12 hour */
#define RTC_DSE 0x01 /* Daylight savings enable */
/*
* Register C definitions
*/
#define RTC_C 0x0c /* register C address */
#define RTC_IRQF 0x80 /* IRQ flag */
#define RTC_PF 0x40 /* PF flag bit */
#define RTC_AF 0x20 /* AF flag bit */
#define RTC_UF 0x10 /* UF flag bit */
/*
* Register D definitions
*/
#define RTC_D 0x0d /* register D address */
#define RTC_VRT 0x80 /* Valid RAM and time bit */
#define RTC_NREG 0x0e /* number of RTC registers */
#define RTC_NREGP 0x0a /* number of RTC registers to set time */
#define RTCRTIME _IOR('c', 0x01, struct rtc_st) /* Read time from RTC */
#define RTCSTIME _IOW('c', 0x02, struct rtc_st) /* Set time into RTC */
struct rtc_st {
char rtc_sec;
char rtc_asec;
char rtc_min;
char rtc_amin;
char rtc_hr;
char rtc_ahr;
char rtc_dow;
char rtc_dom;
char rtc_mon;
char rtc_yr;
char rtc_statusa;
char rtc_statusb;
char rtc_statusc;
char rtc_statusd;
};
/*
* this macro reads contents of real time clock to specified buffer
*/
#define load_rtc(regs) \
{\
register int i; \
\
for (i = 0; i < RTC_NREG; i++) { \
outb(RTC_ADDR, i); \
regs[i] = inb(RTC_DATA); \
} \
}
/*
* this macro writes contents of specified buffer to real time clock
*/
#define save_rtc(regs) \
{ \
register int i; \
for (i = 0; i < RTC_NREGP; i++) { \
outb(RTC_ADDR, i); \
outb(RTC_DATA, regs[i]);\
} \
}
extern int readtodc(u_int *tp);
extern int writetodc(void);
#endif /* _RTC_H_ */
|
