Initial source

1 files changed, 165 insertions, 0 deletions

diff --git a/chips/isdn_79c30.h b/chips/isdn_79c30.h
new file mode 100644
index 0000000..2e7b5d7
--- /dev/null
+++ b/chips/isdn_79c30.h
@@ -0,0 +1,165 @@
+/* 
+ * Mach Operating System
+ * Copyright (c) 1993 Carnegie Mellon University
+ * All Rights Reserved.
+ * 
+ * Permission to use, copy, modify and distribute this software and its
+ * documentation is hereby granted, provided that both the copyright
+ * notice and this permission notice appear in all copies of the
+ * software, derivative works or modified versions, and any portions
+ * thereof, and that both notices appear in supporting documentation.
+ * 
+ * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
+ * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
+ * ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
+ * 
+ * Carnegie Mellon requests users of this software to return to
+ * 
+ *  Software Distribution Coordinator  or  Software.Distribution@CS.CMU.EDU
+ *  School of Computer Science
+ *  Carnegie Mellon University
+ *  Pittsburgh PA 15213-3890
+ * 
+ * any improvements or extensions that they make and grant Carnegie Mellon
+ * the rights to redistribute these changes.
+ */
+/*-
+ * Copyright (c) 1991, 1992 The Regents of the University of California.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ *    must display the following acknowledgement:
+ *	This product includes software developed by the Computer Systems
+ * 	Engineering Group at Lawrence Berkeley Laboratory.
+ * 4. The name of the Laboratory may not be used to endorse or promote 
+ *    products derived from this software without specific prior written 
+ *    permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+/*
+ * Bit encodings for chip commands from "Microprocessor Access Guide for
+ * Indirect Registers", p.19 Am79C30A/32A Advanced Micro Devices spec 
+ * sheet (preliminary).
+ *
+ * Indirect register numbers (the value written into cr to select a given
+ * chip registers) have the form AMDR_*.  Register fields look like AMD_*.
+ */
+
+typedef struct {
+	volatile unsigned char	cr;	/* command register (wo) */
+#define ir cr				/* interrupt register (ro) */
+	volatile unsigned char	dr;	/* data register (rw) */
+	volatile unsigned char	dsr1;	/* D-channel status register 1 (ro) */
+	volatile unsigned char	der;	/* D-channel error register (ro) */
+	volatile unsigned char	dctb;	/* D-channel transmit register (wo) */
+#define dcrb dctb			/* D-channel receive register (ro) */
+	volatile unsigned char	bbtb;	/* Bb-channel transmit register (wo) */
+#define bbrb bbtb			/* Bb-channel receive register (ro) */
+	volatile unsigned char	bctb;	/* Bc-channel transmit register (wo)*/
+#define bcrb bctb			/* Bc-channel receive register (ro) */
+	volatile unsigned char	dsr2;	/* D-channel status register 2 (ro) */
+} amd79c30_regmap_t;
+
+#define AMDR_INIT	0x21
+#define 	AMD_INIT_PMS_IDLE		0x00
+#define 	AMD_INIT_PMS_ACTIVE		0x01
+#define 	AMD_INIT_PMS_ACTIVE_DATA	0x02
+#define 	AMD_INIT_INT_DISABLE		(0x01 << 2)
+#define 	AMD_INIT_CDS_DIV2		(0x00 << 3)
+#define 	AMD_INIT_CDS_DIV1		(0x01 << 3)
+#define 	AMD_INIT_CDS_DIV4		(0x02 << 3)
+#define 	AMD_INIT_AS_RX			(0x01 << 6)
+#define 	AMD_INIT_AS_TX			(0x01 << 7)
+
+#define AMDR_LIU_LSR	0xa1
+#define AMDR_LIU_LPR	0xa2
+#define AMDR_LIU_LMR1	0xa3
+#define AMDR_LIU_LMR2	0xa4
+#define AMDR_LIU_2_4	0xa5
+#define AMDR_LIU_MF	0xa6
+#define AMDR_LIU_MFSB	0xa7
+#define AMDR_LIU_MFQB	0xa8
+
+#define AMDR_MUX_MCR1	0x41
+#define AMDR_MUX_MCR2	0x42
+#define AMDR_MUX_MCR3	0x43
+#define 	AMD_MCRCHAN_NC		0x00
+#define 	AMD_MCRCHAN_B1		0x01
+#define 	AMD_MCRCHAN_B2		0x02
+#define 	AMD_MCRCHAN_BA		0x03
+#define 	AMD_MCRCHAN_BB		0x04
+#define 	AMD_MCRCHAN_BC		0x05
+#define 	AMD_MCRCHAN_BD		0x06
+#define 	AMD_MCRCHAN_BE		0x07
+#define 	AMD_MCRCHAN_BF		0x08
+#define AMDR_MUX_MCR4	0x44
+#define		AMD_MCR4_INT_ENABLE	(1 << 3)
+#define		AMD_MCR4_SWAPBB		(1 << 4)
+#define		AMD_MCR4_SWAPBC		(1 << 5)
+
+#define AMDR_MUX_1_4	0x45
+
+#define AMDR_MAP_X	0x61
+#define AMDR_MAP_R	0x62
+#define AMDR_MAP_GX	0x63
+#define AMDR_MAP_GR	0x64
+#define AMDR_MAP_GER	0x65
+#define AMDR_MAP_STG	0x66
+#define AMDR_MAP_FTGR	0x67
+#define AMDR_MAP_ATGR	0x68
+#define AMDR_MAP_MMR1	0x69
+#define		AMD_MMR1_ALAW	0x01
+#define		AMD_MMR1_GX	0x02
+#define		AMD_MMR1_GR	0x04
+#define		AMD_MMR1_GER	0x08
+#define		AMD_MMR1_X	0x10
+#define		AMD_MMR1_R	0x20
+#define		AMD_MMR1_STG	0x40
+#define		AMD_MMR1_LOOP	0x80
+#define AMDR_MAP_MMR2	0x6a
+#define		AMD_MMR2_AINB	0x01
+#define		AMD_MMR2_LS	0x02
+#define		AMD_MMR2_DTMF	0x04
+#define		AMD_MMR2_GEN	0x08
+#define		AMD_MMR2_RNG		0x10
+#define		AMD_MMR2_DIS_HPF	0x20
+#define		AMD_MMR2_DIS_AZ		0x40
+#define AMDR_MAP_1_10	0x6b
+
+#define AMDR_DLC_FRAR123 0x81
+#define AMDR_DLC_SRAR123 0x82
+#define AMDR_DLC_TAR	0x83
+#define AMDR_DLC_DRLR	0x84
+#define AMDR_DLC_DTCR	0x85
+#define AMDR_DLC_DMR1	0x86
+#define AMDR_DLC_DMR2	0x87
+#define AMDR_DLC_1_7	0x88
+#define AMDR_DLC_DRCR	0x89
+#define AMDR_DLC_RNGR1	0x8a
+#define AMDR_DLC_RNGR2	0x8b
+#define AMDR_DLC_FRAR4	0x8c
+#define AMDR_DLC_SRAR4	0x8d
+#define AMDR_DLC_DMR3	0x8e
+#define AMDR_DLC_DMR4	0x8f
+#define AMDR_DLC_12_15	0x90
+#define AMDR_DLC_ASR	0x91